#### Remarks

In view of the above amendments and the following remarks, reconsideration and further examination are requested.

The specification and abstract have been reviewed and revised to make a number of editorial revisions. A substitute specification and abstract have been prepared and are submitted herewith. No new matter has been added.

Claims 1-19 have been rejected under 35 U.S.C. § 102(b) as being anticipated by Kobayashi (US 5,936,455).

Claims 1, 2, 4, 9, 10 and 13 have been cancelled without prejudice or disclaimer to the subject matter contained therein. Claims 5, 11 and 14 have been amended so as to include the limitations from their respective base claims.

In addition, claims 3, 5-8, 11, 12 and 14-19 have been amended to make a number of editorial revisions. These revisions have been made to place the claims in better U.S. form. None of these amendments have been made to narrow the scope of protection of the claims, nor to address issues related to patentability and therefore, these amendments should not be construed limiting the scope of equivalents of the claimed features offered by the Doctrine of Equivalents.

The above-mentioned rejection is respectfully traversed and submitted to be inapplicable to claims 3, 5-8, 11, 12 and 14-19 for the following reasons.

Claim 3 is patentable over Kobayashi, since claim 3 recites a method including, in part, generating a control signal based on a reference voltage and an output voltage having short wave noises extracted from the reference voltage supplied thereto. Kobayashi fails to disclose or suggest the control signal being based on the output voltage having the short wave noises supplied thereto as recited in claim 3.

Kobayashi discloses a MOS integrated circuit including a first regulator 71. The first regulator 71 includes a current mirror circuit including two pairs of series-connected P-channel transistors 801 and 802 and N-channel transistors 803 and 804. The sources of the N-channel transistors 803 and 804 are grounded via an N-channel transistor 805 and the drains of the N-channel transistors 803 and 804 are connected to the drains of the P-channel transistors 801 and 802, respectively. The connecting point between the drains of the P-channel transistor 801 and the N-channel transistor 803 is also connected to the

gates of the P-channel transistors 801 and 802. The sources of the P-channel transistors 801 and 802 are connected to a power source Vcc.

Ü,

The gate of the N-channel transistor 803 receives a first reference potential Vrefl via a P-channel transistor 807 connected in series with the gate of the N-channel transistor 803 and a capacitor 811 connected in parallel with the gate of the N-channel transistor. The connecting point between the gates of the P-channel transistor 801 and the N-channel transistor 803 is further connected via a capacitor 812 to the source of an N-channel transistor 806 and one end of a resistor 810, the other end of the resistor being connected to the power source Vcc. The connecting point between the drains of the P-channel transistor 802 and the N-channel transistor 804 is connected to the gate of the N-channel transistor 806, and the drain of the N-channel transistor 806 is connected to the gate of the N-channel transistor 804 and constitutes a middle potential Vmid.

In operation, when the middle potential Vmid is higher than the first reference potential Vref1, the first regulator 71 maintains a steady state. However, when the middle potential Vmid is lower than the first reference potential Vref1, the first regulator 71 raises the middle potential Vmid. (See column 9, lines 1-45 and Figure 9).

In the rejection, the current mirror circuit (P-channel transistors 801 and 802 and N-channel transistors 803 and 804) is indicated as being operable to generate a control signal and the capacitor 811 is indicated as being operable to extract short wave noises from the first reference potential Vref1 in a manner that corresponds to the recitation of claim 3. Regarding this, the gate of the N-channel transistor 803 does receive the first reference potential Vref1 and the gate of the N-channel transistor 804 does receive the middle potential Vmid. However, it is apparent from Figure 9 of Kobayashi that the middle potential Vmid does not have short wave noises extracted from the first reference potential Vref1 supplied thereto. As discussed above, the capacitor 811 of Kobayashi, which the rejection indicates is capable of extracting short wave noises from the first reference potential Vref1, is connected between the gate of the N-channel transistor 803 and ground. However, the capacitor 811 is in no way connected to the middle potential Vmid. Therefore, the short wave noises indicated in the rejection as being extracted by the capacitor 811 have no way of being supplied to the middle potential Vmid. As a

result, Kobayashi fails to disclose or suggest this feature of claim 3, and claim 3 is thus patentable over Kobayashi.

Claim 5 is patentable over Kobayashi, since claim 5 recites a constant voltage generation device including, in part, a noise control circuit operable to remove short wave noises from a reference voltage, to be supplied to a differential amplifier, wherein the noise control circuit comprises a resistor serially connected between a reference voltage generation circuit and a first input terminal of the differential amplifier. Kobayashi fails to disclose or suggest the noise control circuit as recited in claim 5.

As discussed above, the gate of the N-channel transistor 803 does receive the first reference potential Vref1 via the P-channel transistor 807 connected in series with the gate of the N-channel transistor 803 and the capacitor 811 connected in parallel with the gate of the N-channel transistor 803. Further, the rejection indicates that the capacitor 811 corresponds to the first noise control circuit. However, as is illustrated in Figure 9, the first regulator 71 fails to disclose or suggest a resistor connected in series between the source of the voltage Vref1 and the gate of the N-channel transistor 803. Therefore, Kobayashi fails to disclose or suggest the noise control circuit comprising the resistor as recited in claim 5, and claim 5 is thus patentable over Kobayashi.

Claim 11 is patentable over Kobayashi, since claim 11 recites a constant voltage generation device including, in part, a noise control circuit operable to remove short wave noises from a control signal of a differential amplifier to provide a second control signal, wherein the noise control circuit comprises a resistor serially connected between an output terminal of the differential amplifier and an input terminal of an output circuit. Kobayashi fails to disclose or suggest the noise control circuit as recited in claim 11.

As discussed above, the current mirror circuit (P-channel transistors 801 and 802 and N-channel transistors 803 and 804) is indicated as corresponding to the claimed differential amplifier. Further, the rejection indicates that the capacitor 812 corresponds to the second noise control circuit and a combination of the N-channel transistor 806 and the resistor 810 corresponds to the output circuit. However, while the source of N-channel transistor 806 is connected to the connecting point between the drains of the P-channel transistor 802 and the N-channel transistor 804 via the capacitor 812 in series, it is clear from Figure 9 that the first regulator 71 fails to disclose or suggest a resistor

connected in series along this path. Further, the gate of the N-channel transistor 806 is connected to the connecting point between the gates of the P-channel transistor 802 and the N-channel transistor 804. However, it is also apparent from Figure 9 that this path fails to disclose or suggest a resistor connected in series. Therefore, Kobayashi fails to disclose or suggest the noise control circuit comprising the resistor as recited in claim 11, and claim 11 is thus patentable over Kobayashi.

As for claim 14, it is patentable over Kobayashi for reasons similar to those discussed above in support of claims 5 and 11. That is, claim 14 recites a first noise control circuit comprising a first resistor serially connected between a reference voltage generation circuit and a first input terminal of a differential amplifier, and a second noise control circuit comprising a second resistor serially connected between an output terminal of the differential amplifier and an input terminal of an output circuit, which features are not disclosed or suggested in the reference.

As for claim 16, it is patentable over Kobayashi for reasons similar to those discussed above in support of claim 3. That is, claim 16 recites, in part, a noise control circuit operable to extract short wave noises from a reference voltage, to be supplied to a first input terminal of a differential amplifier, and supply the extracted short wave noises into the output voltage, to be supplied to a second input terminal of the differential amplifier, which feature is not disclosed or suggested in the reference.

Because of the above-mentioned distinctions, it is believed clear that claims 3, 5-8, 11, 12 and 14-19 are not anticipated by Kobayashi. Furthermore, it is submitted that the distinctions are such that a person having ordinary skill in the art at the time of invention would not have been motivated to modify Kobayashi or to make any combination of the references of record in such a manner as to result in, or otherwise render obvious, the present invention as recited in claims 3, 5-8, 11, 12 and 14-19. Therefore, it is submitted that claims 3, 5-8, 11, 12 and 14-19 are clearly allowable over the prior art of record.

In view of the above amendments and remarks, it is submitted that the present application is now in condition for allowance. The Examiner is invited to contact the undersigned by telephone if it is felt that there are issues remaining which must be resolved before allowance of the application.

Respectfully submitted,

Katsuaki MATSUI et al.

By:

David M. Ovedovitz Registration No. 45,336 Attorney for Applicants

DMO/jmj Washington, D.C. 20006-1021 Telephone (202) 721-8200 Facsimile (202) 721-8250 March 21, 2005

J,

## METHOD AND DEVICE FOR GENERATING

#### CONSTANT VOLTAGE

Version with Markings to Show Changes Made

## CROSS REFERENCE TO RELATED APPLICATION

This application claims the priority of Application No. H09-063031, filed March 17, 1997 in Japan, the subject matter of which is incorporated herein by reference.

## TECHNICAL FIELD OF THE INVENTION

The present invention relates to a method and a device for generating a constant voltage, and more particularly to a method and a device for generating a constant voltage that is useful to a DRAM (Dynamic Random Access Memory).

## BACKGROUND OF THE INVENTION

In general, a constant voltage generation device is designed to includes a reference voltage generator, a differential amplifier and an output circuit. The reference voltage generator generates a reference voltage of a predetermined level. The output circuit generates an output voltage, which is controlled to be constant. The differential amplifier is supplied with the reference voltage and the output voltage to provide the difference between them. In response to the output signal of the differential amplifier, the output circuit is controlled to output a constant output voltage.

In such a constant voltage generation device, some noises may-be entered enter into the reference voltage and—makes\_cause problems. Especially, Especially if short wave noises are successively entered into the reference voltage, the output voltage is oscillated.

#### OBJECTS OF THE INVENTION

Accordingly, an object of the invention is to provide a method for generating a constant voltage that reduces an effect of short wave noises.

Another object of the invention is to provide a constant voltage generation device that reduces an effect of short wave noises.

Additional objects, advantages and novel features of the invention will be set forth in part in the description that follows, and in part will become apparent to those skilled in the art upon examination of the following or may be learned by practice of the invention. The objects and advantages of the invention may be realized and attained by means of the instrumentalities and combinations particularly pointed out in the appended claims.

## SUMMARY OF THE INVENTION

According to a first aspect of the invention, a method for generating a constant voltage includes the steps of generating a reference voltage; removing short wave noises from the reference voltage; generating an output voltage; generating a control signal based on the reference voltage and the output voltage; and controlling the output voltage in

response to the control signal to provide a constant output voltage.

According to a second aspect of the invention, a method for generating a constant voltage includes the steps of generating a reference voltage; generating an output voltage; generating a control signal based on the reference voltage and the output voltage; and removing short wave noises from the control signal to provide a second control signal; controlling the output voltage in response to the second control signal to provide a constant output voltage.

According to a third aspect of the invention, a method for generating a constant voltage includes the steps of generating a reference voltage; generating an output voltage; extracting short wave noises from the reference voltage; supplying the extracted noises into the output voltage; generating a control signal based on the reference voltage and the output voltage; and controlling the output voltage in response to the control signal to provide a constant output voltage.

According to a fourth aspect of the invention, a constant voltage generation device includes a reference voltage generation circuit which generates a reference voltage; an output circuit which generates an output voltage; a differential amplifier which generates a control signal based on the reference voltage and the output voltage; and a noise control circuit which cuts off short wave noises from the reference voltage, to be supplied to the differential amplifier. The output voltage is controlled in response to the control signal to provide a constant output voltage.

According to a fifth aspect of the invention, a constant voltage

generation device includes a reference voltage generation circuit which generates a reference voltage; an output circuit which generates an output voltage; a differential amplifier which generates a control signal based on the reference voltage and the output voltage; and a noise control circuit which cuts off short wave noises from the control signal to provide a second control signal. The output voltage is controlled in response to the second control signal to provide a constant output voltage.

A'j

According to a sixth aspect of the invention, a constant voltage generation device includes a reference voltage generation circuit which generates a reference voltage; an output circuit which generates an output voltage; a differential amplifier which generates a control signal based on the reference voltage and the output voltage; and a noise control circuit. The noise control circuit extracts short wave noises from the reference voltage, to be supplied to a first input terminal of the differential amplifier, and supplies the extracted noises into the output voltage, to be supplied to a second input terminal of the differential amplifier. The output voltage is controlled in level in response to the control signal to provide a constant output voltage.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a circuit diagram illustrating a constant voltage generation device according to a conventional technology.

Figs. 2 to 4 are timing charts showing the operation of the constant voltage generation device, shown in Fig. 1.

Fig. 5 is a circuit diagram illustrating a constant voltage generation device according to a first preferred embodiment of the invention.

Figs. 6 and 7 are timing charts showing the operation of the constant voltage generation device, shown in Fig. 5.

Fig. 8 is a circuit diagram illustrating a constant voltage generation device according to a second preferred embodiment of the invention.

Fig. 9 is a circuit diagram illustrating a constant voltage generation device according to a third preferred embodiment of the invention.

Fig. 10 is a circuit diagram illustrating a constant voltage generation device according to a fourth preferred embodiment of the invention.

Fig. 11 is a circuit diagram illustrating a constant voltage generation device according to a fifth preferred embodiment of the invention.

Figs. 12 and 13 are timing charts showing the operation of the constant voltage generation device, shown in Fig. 11.

Fig. 14 is a circuit diagram illustrating a constant voltage generation device according to a sixth preferred embodiment of the invention.

Fig. 15 is a circuit diagram illustrating a constant voltage generation device according to a seventh preferred embodiment of the

invention.

Figs. 16 to 18 are circuit diagrams each illustrating a modified example of a low-pass filter, used in the invention.

### DETAILED DISCLOSURE OF THE INVENTION

For better understanding of the invention, background technology is first described. Fig. 1 shows a conventional device for generating a constant voltage, which includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3 and an output circuit A4. The reference voltage generator A1 generates a predetermined reference voltage V<sub>ref</sub> and supplies it to a sixth node N<sub>ref</sub>. The differential amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage V<sub>out</sub> of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage V<sub>out</sub> in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage V<sub>out</sub> is supplied to an output node Nout.

In the device, if the feedback voltage (divided voltage) V3 is lower than the reference voltage  $V_{ref}$ , the output voltage  $V_{out}$  is controlled to go up. On the other hand, if the feedback voltage (divided voltage) V3 is higher than the reference voltage  $V_{ref}$ , the output voltage  $V_{out}$  is controlled to go

OKI-1820

down. Thus, the output voltage  $V_{\text{out}}$  is controlled to meet the following equation:

$$V_{out} = V_{ref} * (R2+R3) / R3$$

The differential amplifier A2 includes PMOS transistors MP1 and MP2, forming a current mirror circuit, NMOS transistors MN1 and MN2 and a constant current source CS1. The PMOS transistor MP1 is connected at gate and drain to a first node N1, and at a source to a power supply  $(V_{\infty})$ . The PMOS transistor MP2 is connected at a gate to the first node N1, at a drain to a second node N2 and at a source to the power supply  $(V_{\infty})$ .

The NMOS transistor MN1 is connected at a gate to a third node, at a drain to the first node N1 and at a source to a fourth node N4. NMOS transistor MN2 is connected at a gate to the sixth node  $N_{ref}$ , at a drain to the second node and at a source to the forth fourth node N4. The constant current source CS1 is connected between the fourth node N4 and the ground  $(V_{ss})$ 

The negative feedback circuit A3 includes resistors R2 and R3 serially connected between the output node N<sub>out</sub> and the ground V<sub>ss</sub>. The voltage V3 is generated at the third node N3, located between the resistors R2 and R3. In other words, the negative feedback circuit A3 generate the voltage V3 in accordance with the following equation:

$$V3 = V_{out} * R3/(R2+R3)$$

The output circuit A4 includes a PMOS transistor MP3, a constant current source CS2 and a capacitor C1. The PMOS transistor MP3 is connected at a gate to the second node N2, at a drain to the output node  $N_{out}$  and at a source to the power supply  $V_{cc}$ . The constant current source CS2 is connected between the output node  $N_{out}$  and the ground  $V_{ss}$ . The capacitor C1 is connected between the second node N2 and the output node  $N_{out}$ .

According to the above mentioned conventional device, if noises having a wavelength shorter than the operation frequency of the reference voltage generator A1 are added to the reference voltage  $V_{\text{ref}}$ , the output voltage  $V_{\text{out}}$  may be oscillated.

Fig. 2 shows the variations of the voltages of  $V_{ref}$ , V1, V2, V3 and  $V_{out}$ , in the case where intermittent long wave noises are added to the reference voltage  $V_{ref}$ . At a time T0, the voltage V1 at the first node N1 is " $V_{\infty} - V_{tp} - \alpha$ ," where  $V_{tp}$  is the threshold voltage of each PMOS transistor. The voltage V2 at the second node N2 is also " $V_{\infty} - V_{tp} - \alpha$ ." The voltage V3 at the third node N3 is  $V_{ref}$ , and the output voltage  $V_{out}$  at the output node  $V_{out}$  is " $V_{ref}$  \* (R2 + R3) / R3."

At a time T1, the reference voltage  $V_{ref}$  start rising in response to a noise, so that the following phenomenon occurs: Current flowing through the NMOS transistor MN2 and the second node N2 to the ground  $V_{ss}$  is increased.

At a time T2, the current, flowing from the second node to the ground, is further increased, so that the voltage V2 at the second node N2 is

lowered. As a result, current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP3 to the output node  $N_{out}$  is increased. In this case, the voltage V2 at the second node N2 goes down at a speed depending on the capacity of the first capacitor C1. Namely, when the capacity of the first capacitor C1 is large, the voltage V2 goes down. On the other hand, when the capacity of the first capacitor C1 is small, the voltage V2 goes down quickly.

At a time T3, current flowing from the power supply  $V_{\infty}$  to the output node  $N_{out}$  is increased, so that the output voltage  $V_{out}$  at the output node  $N_{out}$  goes up. The output voltage  $V_{out}$  goes up until the voltage V3 at the third node N3 (=  $V_{out}$  \* R3 / (R2 + R3)) becomes equal to the reference voltage  $V_{ref}$ .

At a time T4, when the reference voltage  $V_{ref}$  begins going down, the differential amplifier A2 and the negative feedback circuit A3 operate in the opposite manner as at the time T1, so that the output voltage  $V_{out}$  and the voltage  $V_{3}$ —begins begin going down. Those voltages are eventually stable. As mentioned above, when the voltage changes due to noises in a relatively long period, the output voltage  $V_{out}$  follows the variations of the reference voltage  $V_{ref}$ . As a result, the output voltage  $V_{out}$  changes in level in synchronization with the variations of noises.

Fig. 3 shows the variations of the voltages  $V_{ref}$ , V1, V2, V3 and  $V_{out}$  in the case where intermittent short wave noises are added to the reference voltage  $V_{ref}$ . It is assumed that the reference voltage  $V_{ref}$  begins going down at a time T4, which is the same time or earlier than a time T3, at

which the voltage V3 at the third node N3 begins rising. The time T3-my may shift depending on the falling speed of the voltage V2 at the node N2, that is, depending on the capacity of the first capacitor C1. The wavelength of a noise added to the reference voltage V<sub>ref</sub> can be shortened independently from the capacity of the first capacitor C1, so that the time T4 can be happened at the same time or earlier than the time T3.

The short wave noises mean, in this description, that noises makes the situation in which the time T4 happens at the same time or earlier than the time T3. In Fig. 3, the time T4 happens at the same time as the time T3. In the chart shown in Fig. 3, the operation of the device until the time T3 is the same as that in Fig. 2, <u>and</u> therefore, the same description is not repeated in here.

At a time T5, when the voltage V3 at the third node N3 goes up, current flowing from the first node N1 through the NMOS transistor MN1, whose gate is connected to the third node N3, to the ground V<sub>ss</sub> is decreased.

In response to the decrease of current flowing from the first node N1 to the ground, the voltage V1 at the node N1 goes down at a time T6. Therefore, current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP1 to the first node N1 is increased, and current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP2 to the second node N2 is also increased. On the other hand, when the current flowing from the second node N2 to the ground  $V_{ss}$  is decreased, the voltage V2 at the second node N2 goes up, and current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP3 to the output node  $N_{out}$  is decreased.

When the current flowing from the power supply  $V_{\infty}$  to the first node N1 is increased, the voltage V1 at the first node N1 stops going down at a time T7. In response to the increase of the current flowing from the power supply  $V_{\infty}$  to the second node N2, the voltage V2 at the second node N2 goes more up. In response to the rise of the voltage V2 at the second node N2, the current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP3 to the output node  $N_{\text{out}}$  is further decreased. In response to the decrease of the current flowing from the power supply  $V_{\infty}$  to the output node  $N_{\text{out}}$ , the voltages  $V_{\text{out}}$  and V3 at the output node  $N_{\text{out}}$  and the third node N3 go down. In response to the fall of the voltage V3 at the third node, current flowing from the first node N1 through the NMOS transistor MN1 to the ground is decreased.

In response to the decrease of current flowing from the power supply  $V_{\infty}$  to the output node  $N_{out}$  at the time T7, the voltages  $V_{out}$  and V3 at the output node  $N_{out}$  and the third node N3 further go down at a time T8. In response to the fall of the voltage V3 at the third node N3, the current flowing from the first node N1 through the NMOS transistor MN1 to the ground  $V_{ss}$  is further decreased. In response to the decrease of current flowing from the first node to the ground  $V_{ss}$ , the voltage V1 at the first node N1 goes up. When the voltage V1 at the first node N1 goes up, current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP1 to the first node N1 is decreased, and also current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP2 to the second node N2 is decreased as well.

In response to the decrease of current flowing from the power supply  $V_{\infty}$  to the second node N2, the voltage V2 at the second node N2 goes down, at a time T9. The fall of the voltage V2 causes that current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP3 to the output node  $N_{\text{out}}$  to be increased. In response to the decrease of current flowing from the power supply  $V_{\infty}$  to the first node N1, at the time T8, the voltage V1 at the first node N1 stops going up once, and then goes up again in response to the decrease of current flowing from the first node N1 to the ground  $V_{\text{ss}}$ . In response to the rise of the voltage V1 at the first node N1, current flowing through from the power supply  $V_{\infty}$  through the PMOS transistor MP1 to the first node N1 is further decreased,—also\_and current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP2 to the second node N2 is further decreased as well.

At a time T10, voltages  $V_{out}$  and V3 at the output node  $N_{out}$  and the third node N3 go up in response to the increase of current flowing from the power supply  $V_{\infty}$  to the output node  $N_{out}$ . When the voltage V3 at the third node N3 goes up, current flowing from the first node N1 through the NMOS transistor MN1 to the ground  $V_{ss}$  is increased. When current flowing from the power supply  $V_{ss}$  to the first node N1 is decreased, the voltage V1 at the first node N1 stops going up. In response to the decrease of current flowing from the power supply  $V_{\infty}$  to the second node N2, the voltage V2 at the second node N2 further goes down. If the voltage drop at the second node N2 at the time T10 becomes larger than that at the time T2, the potential (voltage) amplitude is enlarged gradually after the time T2.

As a result, the output voltage V<sub>out</sub> at the output node N<sub>out</sub> is oscillated, as shown in Fig. 3.

For avoiding the above described oscillation of the output voltage  $V_{out}$ , the capacity of the first capacitor C1 can be increased to increase discharge current (charge current) of the first capacitor C1, which occurs at the output node  $N_{out}$  in response to the rise (fall) of the voltage V2 at the second node N2.

In this case, if short wave noises are involved in the reference voltage  $V_{ref}$ , the discharge current (charge current) of the first capacitor C1 is getting larger. Accordingly, when such short wave noises are added to the reference voltage  $V_{ref}$ , the increase (decrease) of the current flowing from the power supply  $V_{cc}$  to the power potential is compensated by the discharge current (charge current) of the first capacitor C1. As a result, rise (fall) of the voltage V2 at the second node N2, which happens in response to the rise (fall) of the output voltage  $V_{out}$  at the output node  $N_{out}$ , is prevented. And therefore, the oscillation at the output node  $N_{out}$  can be prevented.

Even if the capacity of the first capacitor C1 is increased, the following problems arise if short wave noises are added to the reference voltage  $V_{\rm ref}$ :

Fig. 4 shows the voltages  $V_{ref}$ , V1, V2, V3 and  $V_{out}$  which change in level when short wave noises are successively added to the reference voltage  $V_{ref}$ .

At a time T1, when the reference voltage  $V_{ref}$  goes up, current flowing from the second node N2 through the NMOS transistor MN2 to the

ground  $V_{ss}$  is increased.

In response to the increase of the current, flowing from the second node N2 to the ground  $V_{ss}$ , the voltage V2 at the second node N2 goes down, and current flowing from the power supply  $V_{\infty}$  through PMOS transistor MP3 to the output node  $N_{out}$  is increased, at a time T2. In response to the fall of the voltage V2 at the second node N2, charge current flowing from the output node  $N_{out}$  to the first capacitor C1 is generated.

At a time T3, the output voltage  $V_{out}$  at the output node  $N_{out}$  and the voltage V3 at the third node N3 go up, in response to the increase of current flowing from the power supply  $V_{cc}$  through the PMOS transistor MP3 to the output node  $N_{out}$ . At this time, the voltages go up just a little at the output node  $N_{out}$  and at the third node N3 in the case where the capacity of the first capacitor C1 is large. The voltage rise is very small relative to that in the case where the capacity of the first capacitor C1 is small, because the charge current flows from the output node  $N_{out}$  to the first capacitor C1. Therefore, the increase of current flowing from the first node N1 through the NMOS transistor MN1 to the ground  $V_{ss}$  becomes very small. In addition, increase and decrease of current flowing at the following time T4 and T5 are also very small.

At the time T4, the voltage V1 at the first node N1 goes down in response to the increase of current flowing from the first node N1 to the ground  $V_{ss}$ , and therefore, current flowing from the power supply  $V_{cc}$  through the PMOS transistor MP2 to the second node N2 is increased.

At the time T5, the voltage V2 at the second node N2 goes up in

response to the increase of current flowing from the power supply  $V_{\infty}$  to the second node N2. The voltage V2 at the second node N2 goes up slowly, because the increase of the current flowing from the power supply  $V_{\infty}$  to the second node N2 is very small. For that reason, if the short wave noises are added successively to the reference voltage  $V_{ref}$ , the reference voltage  $V_{ref}$  may start going up again before the voltage at the second node N2 returns to the level at the time T1. If the above described operation is repeated, the voltage V2 at the second node N2 goes down to a level lower than that at the time T0, and the output voltage  $V_{out}$  at the output node  $N_{out}$  goes up. Consequently, the output voltage  $V_{out}$  is oscillated.

Fig. 5 shows a constant voltage generation—device, device according to a first preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the device shown in Fig. 1 are represented by the same symbols. In addition, detailed description descriptions of the same components are not repeated here in the first preferred embodiment to avoid redundant description. The constant voltage generation device of the first preferred embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a low-pass filter A5.

The reference voltage generator A1 generates a predetermined reference voltage  $V_{ref}$  and supplies it to a sixth node  $N_{ref}$ . The differential amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The

negative feedback circuit A3 divides an output voltage  $V_{out}$  of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage  $V_{out}$  in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage  $V_{out}$  is supplied to an output node  $N_{out}$ .

The low-pass filter A5 includes a resistor R4, which is serially connected between the sixth node  $N_{ref}$  and the fifth node N5, and a capacitor C2, which is connected to the fifth node N5 and the ground  $V_{ss}$ . Other types of low-pass filters are applicable to the invention.

Now, operation of the device according to the first preferred embodiment, in the case where no noise is added to the reference voltage  $V_{\rm ref}$ , is first described. The differential amplifier A2 detects the voltage difference between the reference voltage  $V_{\rm ref}$ , supplied from the reference voltage generator A1, and the feedback voltage V3, which is generated by resistor-dividing the output voltage  $V_{\rm out}$  at the output node  $N_{\rm out}$ . When the feedback voltage V3 is lower than the reference voltage  $V_{\rm ref}$  (V3 <  $V_{\rm ref}$ ), the gate voltage of the PMOS transistor MP3 goes down to increase the output voltage  $V_{\rm out}$ . On the other hand, when the feedback voltage V3 is higher than the reference voltage  $V_{\rm ref}$  (V3 >  $V_{\rm ref}$ ), the gate voltage of the PMOS transistor MP3 goes up to decrease the output voltage  $V_{\rm out}$ . As a result, the output voltage  $V_{\rm out}$  at the output node  $N_{\rm out}$  is controlled to be a constant value of " $V_{\rm ref}$  \* (R2 + R3) / R3.

Next, operation of the device according to the first preferred

embodiment, in the case where long wave noises are intermittently added to the reference voltage V<sub>ref</sub>, is described in conjunction with Fig. 6. At a time T1, when the reference voltage V<sub>ref</sub> starts going up gradually in response to the noises, current is generated based on the voltage difference between the reference voltage V<sub>ref</sub> and a voltage at the fifth node N5. The current-start starts flowing from the resistor R4 to the fifth node N5. The current is used for charging the second capacitor C2, because of the long wavelength.

At a time T2, in response to the charge of the second capacitor C2, the voltage V5 at the fifth node N5-start starts going up. The rising speed of the voltage V5 depends on a time constant  $\tau$  that is defined by the resistance of the resistor R4 and the capacity of the second capacitor C2.

When the voltage V5 at the fifth node N5 starts going up, the voltage difference is made between the voltage V3 at the third node N3 and the voltage V5 at the fifth node N5. In—proportional proportion to the voltage difference, current flowing from the second node N2 through the NMOS transistor MN2 to the ground  $V_{ss}$  is increased. As a result, the voltage V2 at the second node N2 goes down, and current flowing from the power supply  $V_{\infty}$  through the PMOS transistor MP3, whose gate is connected to the second node N2, to the output node  $N_{out}$  is increased. The voltage V2 at the second node N2 goes down at a speed depending on the capacity of the first capacitor C1. That is, the speed becomes slower if the capacity of the first capacitor C1 is large, while the speed becomes faster if the capacity of the first capacitor C1 is small.

When current, flowing from the power supply  $V_{\infty}$  to the output node  $N_{out}$ , is increased, the output voltage  $V_{out}$  at the output node  $N_{out}$  goes up. At the same time, the voltage V3 (=  $V_{out}$  \* R3 / (R2 + R3), to be applied through the negative feedback circuit A3 to the third node N3, starts going up. The voltage V3 at the third node N3 goes up so as to be equal to the voltage V5 at the fifth node N5. The current flowing from the PMOS transistor MP3 to the output node  $N_{out}$  is eventually saturated, so that the output voltage  $V_{out}$  at the output node  $N_{out}$  keeps a predetermined voltage.

At a time T3, the reference voltage  $V_{\text{ref}}$  start starts going down. In response to the fall of the reference voltage  $V_{\text{ref}}$ , the voltage V5 at the fifth node N5 becomes higher than the reference voltage  $V_{\text{ref}}$ , and therefore, charge current of the second capacitor C2 start flowing from the fifth node N5 to the sixth node  $N_{\text{ref}}$ .

At a time T4, the voltage V5 at the fifth node N5-start starts going down. As mentioned above, the falling speed depends on a time constant  $\tau$  that is defined by the resistance of the resistor R4 and the capacity of the second capacitor C2. When the capacity of the second capacitor C2 or the resistance of the resistor R4 is large, the speed of falling becomes slower. On the other hand, when both the capacity of the second capacitor C2 and the resistance of the resistor R4 are small, the speed of falling becomes faster.

As described before, when long wave noises are added to the reference voltage  $V_{ref}$ , the variations of the reference voltage  $V_{ref}$  is are transferred through the low-pass filter A5 to the fifth node N5. As a result,

the output voltage V<sub>out</sub> at the output node N<sub>out</sub> only changes slowly (gradually), and the change happens temporarily temporarily, but not successively.

Next, operation of the device according to the first preferred embodiment, in the case where short wave noises are intermittently added to the reference voltage  $V_{ref}$ , is described in conjunction with Fig. 7. In this case, variations of the reference voltage  $V_{ref}$  due to the short wave noises can not pass through the low-pass filter A5. In other words, even if the reference voltage  $V_{ref}$  changes in level, the voltage V5 at the fifth node N5 keeps being is constant.

As a result, all the voltages V1, V2, V3 and  $V_{out}$  at the first, second, third and output nodes N1, N2, N3 and  $N_{out}$  can be maintained to be constant. Oscillation or other problems do not occur on the output voltage  $V_{out}$  at the output node  $N_{out}$ .

Next, operation of the device according to the first preferred embodiment, in the case where short wave noises are successively added to the reference voltage  $V_{ref}$ , is described. According to the before described conventional device, the problems due to successively entering short wave noises, such as oscillation, can not cannot be solved. In contrast, according to the first preferred embodiment, even if short wave noises are successively added to the reference voltage  $V_{ref}$ , the effect of the noises are is shut out by the low-pass filter A5, so that the voltage V5 at the fifth node N5 can be maintained being as constant.

As a result, all the voltages V1, V2, V3 and V<sub>out</sub> at the first, second,

third and output nodes N1, N2, N3 and  $N_{out}$  can be maintained to be constant. Oscillation or other problems do not occur on the output voltage  $V_{out}$  at the output node  $N_{out}$ .

As described above, according to the first preferred embodiment, the low-pass filter A5 is provided between the reference voltage generator A1 and the differential amplifier A2, so that voltage variations due to the short wave noises—is\_are not transferred to the input terminal of the differential amplifier A2. As a result, oscillation and voltage variations of the output voltage V<sub>out</sub> at the output node N<sub>out</sub> can be effectively avoided, and therefore, the output voltage V<sub>out</sub> is maintained being constant.

Fig. 8 shows a constant voltage generation—device, device according to a second preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1 and 5 are represented by the same symbols. In addition, detailed—description descriptions of the same components are not repeated here in the second preferred embodiment to avoid redundant description. The constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a low-pass filter A5.

The reference voltage generator A1 generates a predetermined reference voltage  $V_{ref}$  and supplies it to a sixth node  $N_{ref}$ . The differential amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The

negative feedback circuit A3 divides an output voltage  $V_{out}$  of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage  $V_{out}$  in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage  $V_{out}$  is supplied to an output node  $N_{out}$ .

The low-pass filter A5 includes an NMOS transistor MN8, which is serially connected between the sixth node N<sub>ref</sub> and the fifth node N5, and a capacitor C2, which is connected to the fifth node N5 and the ground V<sub>ss</sub>. The difference between the first and second preferred embodiments is the components of the low-pass filter A5. The operation of the second preferred embodiment is almost the same as that of the first preferred embodiment, shown in Fig. 5.

Fig. 9 shows a constant voltage generation—device, device according to a third preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1, 5 and 8 are represented by the same symbols. In addition, detailed—description descriptions of the same components are not repeated here in this embodiment to avoid redundant description. The constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a low-pass filter A6.

The reference voltage generator A1 generates a predetermined reference voltage  $V_{\rm ref}$  and supplies it to a sixth node  $N_{\rm ref}$ . The differential

amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage  $V_{out}$  of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage  $V_{out}$  in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage  $V_{out}$  is supplied to an output node  $N_{out}$ .

The low-pass filter A6 includes a resistor R6, which is serially connected between the second node N2 and the output circuit A4, and a capacitor C4, which is connected to the second node N5 and the ground V<sub>ss</sub>. The difference between the first and third preferred embodiments is the arrangement of the low-pass filter A6. In the third preferred embodiment, the low-pass filter A6 removes (cuts off) short wave noises from a signal (control signal) at the second node N2, which is the output signal of the differential amplifier A2, to generate a second control signal S2 to be supplied to the output circuit A4. The output circuit A4 is controlled with the second control signal S2 to provide a constant output voltage V<sub>out</sub> at the output node N<sub>out</sub>.

According to the third preferred embodiment, the low-pass filter A6 is provided between the differential amplifier A2 and the output circuit A4, so that voltage variations due to the short wave noises—is\_are not transferred to the input terminal of the output circuit A4, even though the

reference voltage  $V_{ref}$  involves short wave noises. As a result, oscillation and voltage variations of the output voltage  $V_{out}$  at the output node  $N_{out}$  can be effectively avoided, and therefore, the output voltage  $V_{out}$  is maintained being constant.

Fig. 10 shows a constant voltage generation—device, device according to a fourth preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1, 5, 8 and 9 are represented by the same symbols. In addition, detailed—description descriptions of the same components are not repeated here in this embodiment to avoid redundant description. The constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a pair of low-pass filters A5 and A6.

The reference voltage generator A1 generates a predetermined reference voltage  $V_{ref}$  and supplies it to a sixth node  $N_{ref}$ . The differential amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage  $V_{out}$  of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage  $V_{out}$  in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage  $V_{out}$  is supplied to an output node  $N_{out}$ .

The low-pass filters A5 and A6 are designed and arranged to be the same as those in the first and third preferred-embodiment embodiments, shown in Figs. 5 and 9, respectively. The low-pass filter A5 is designed to remove (cut off) short wave noises from the reference voltage V<sub>ref</sub> at the sixth node N<sub>ref</sub> to maintain the reference voltage being constant. The low-pass filter A6 is designed to remove (cuts off) short wave noises from a signal (control signal) at the second node N2, which is the output signal of the differential amplifier A2, to generate a second control signal S2 to be supplied to the output circuit A4. The output circuit A4 is controlled with the second control signal S2 to provide a constant output voltage V<sub>out</sub> at the output node N<sub>out</sub>.

According to the fourth preferred embodiment, the low-pass filters A5 and A6 are provided between the differential amplifier A2 and the output circuit A4, and between the differential amplifier A2 and the output circuit A4, respectively, so that voltage variations due to the short wave noises—is\_are not transferred to the input terminal of the output circuit A4. As a result, oscillation and voltage variations of the output voltage V<sub>out</sub> at the output node N<sub>out</sub> can be effectively avoided, and therefore, the output voltage V<sub>out</sub> is maintained being constant.

Fig. 11 shows a constant voltage generation—device, device according to a fifth preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1, 5, 8, 9 and 10 are represented by the same symbols. In addition, detailed description descriptions of the same components are not

repeated here in this embodiment to avoid redundant description. The constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a third capacitor C3.

The reference voltage generator A1 generates a predetermined reference voltage V<sub>ref</sub> and supplies it to a sixth node N<sub>ref</sub>. The differential amplifier A2 detects the difference between the reference voltage V<sub>ref</sub> and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage V<sub>out</sub> of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage V<sub>out</sub> in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage V<sub>out</sub> is supplied to an output node N<sub>out</sub>.

The third capacitor C3 is connected to the input terminals of the differential amplifier A2,—that which is the feature of this embodiment. In other words, the third capacitor C3 is connected between the third node N3 and the sixth node N<sub>ref</sub> so as to supply voltage-variations due to short wave noises to both the input terminals of the differential amplifier A2.

Now, operation of the device according to the fifth preferred embodiment, in the case where no noise is added to the reference voltage  $V_{ref}$ , is first described. The differential amplifier A2 detects the voltage difference between the reference voltage  $V_{ref}$ , supplied from the reference

voltage generator A1, and the feedback voltage V3, which is generated by resistor-dividing the output voltage  $V_{out}$  at the output node  $N_{out}$ . When the feedback voltage V3 is lower than the reference voltage  $V_{ref}$  (V3 <  $V_{ref}$ ), the gate voltage of the PMOS transistor MP3 is decreased to increase the output voltage  $V_{out}$ . On the other hand, when the feedback voltage V3 is higher than the reference voltage  $V_{ref}$  (V3 >  $V_{ref}$ ), the gate voltage of the PMOS transistor MP3 is increased to decrease the output voltage  $V_{out}$ . As a result, the output voltage  $V_{out}$  at the output node  $N_{out}$  is controlled to be a constant value of " $V_{ref}$ \* (R2 + R3) / R3 R3".

Next, operation of the device according to the fifth preferred embodiment, in the case where long wave noises are intermittently added to the reference voltage  $V_{\rm ref}$ , is described in conjunction with Fig. 12. In this case, the voltage variations of the reference voltage  $V_{\rm ref}$  is small, so that the third capacitor C3 can be seen as a high-impedance circuit. As a result, charging and discharging current is very small, and therefore, the third capacitor C3 can be seen not to exist in the circuitry.

As shown in Fig. 12, when the reference voltage  $V_{ref}$  starts going up in response to the noises, the voltage V2 at the second node N2 goes down, then the output voltage  $V_{out}$  at the output node  $N_{out}$  and the voltage V3 at the third node N3 start going up. However, those kind kinds of voltage variations—is are temporarily, but not repeated. As a result, the output voltage  $V_{out}$  at the output node  $N_{out}$  only changes slowly (gradually), and the change happens temporarily—but and is not repeated.

Next, operation of the device according to the fifth preferred

embodiment, in the case where short wave noises are intermittently added to the reference voltage  $V_{ref}$ , is described in conjunction with Fig. 13. In this embodiment, the third capacitor C3 functions as a low-impedance circuit relative to voltage variations due to the noises, so that large amount amounts of charge current and discharge current flow through the capacitor C3. Thus, more current (charge current) is flowing through the third capacitor C3 than through the resistor R2, so that the voltage V3 at the third node N3 changes in synchronization with the reference voltage  $V_{ref}$ .

When the reference voltage  $V_{ref}$  goes up, the voltage V3 at the third node N3 goes up as well in response to the charge current. In contrast, when the reference voltage  $V_{ref}$  goes down, the voltage V3 at the third node N3 goes down. The change of situation between the rise and fall of the voltage V3 happens quickly without a time delay, such as for the conventional circuit.

The temporarily decreased (increased) current, flowing though the NMOS transistor MN1 and the PMOS transistors MP1 and MP2, can be controlled to be equal to the drain current of the NMOS transistor MN2. As a result, the voltage variations at the second node N2 in response to the rise (fall) of the reference voltage  $V_{ref}$  becomes become small. When the reference voltage  $V_{ref}$  becomes stable, the voltage V2 at the second node N2 becomes as it was before the voltage variations happens happened. The voltage variations of the output voltage  $V_{out}$  at the output node  $N_{out}$  does are not larger than that of the reference voltage  $V_{ref}$ . The voltage variations of the output voltage  $V_{out}$  is are not repeated.

Next, operation of the device according to the fifth preferred embodiment, in the case where short wave noises are successively added to the reference voltage  $V_{ref}$ , is described. Basically, the operation in this case is the same as that in the case of intermittent short wave noises. The variations of the reference voltage  $V_{ref}$ —is\_are supplied to both the input terminals of the differential amplifier A2 in the common mode, so that the effect of the variations is converged for each wave. As a result, even if the short wave noises are successively added to the reference voltage  $V_{ref}$ , the voltages  $V_{ref}$  and V3 at the sixth and third nodes  $N_{ref}$  and N3 become identical when the voltage variations is end.

As described above, according to the fifth preferred embodiment, the third capacitor C3 is provided between the sixth node N<sub>ref</sub> and the third node N3, so that variations of the reference voltage V<sub>ref</sub> due to the short wave noises—is\_are transferred to the third node N3 in the common mode. As a result, the voltage V2 at the second node N2 changes in-synchronizing synchronization with the variations of the reference voltage V<sub>ref</sub>, and therefore, the output voltage V<sub>out</sub> at the output node N<sub>out</sub> can be maintained being constant when the variations of the reference voltage is end.

Fig. 14 shows a constant voltage generation—device, device according to a sixth preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1, 5, 8, 9, 10 and 12 are represented by the same symbols. In addition, detailed—description\_descriptions of the same components are not repeated here in this embodiment to avoid redundant description. The

constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4 and a high-pass filter A7.

The reference voltage generator A1 generates a predetermined reference voltage  $V_{ref}$  and supplies it to a sixth node  $N_{ref}$ . The differential amplifier A2 detects the difference between the reference voltage  $V_{ref}$  and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage  $V_{out}$  of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage  $V_{out}$  in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage  $V_{out}$  is supplied to an output node  $N_{out}$ .

The high-pass filter A7 includes a capacitor C7, which is connected to the input terminals of the differential amplifier A2, and a resistor A7, which is connected to the node N3 and the ground  $V_{ss}$ .

In the same manner as the fifth preferred embodiment, shown in Fig. 11, variations of the reference voltage  $V_{ref}$  due to short wave noises—is are transferred to the third node N3 in the common mode. As a result, the voltage V2 at the second node N2 changes in-synchronizing synchronization with the variations of the reference voltage  $V_{ref}$ , and therefore, the output voltage  $V_{out}$  at the output node  $N_{out}$  can be maintained being constant when the variations of the reference voltage—is end.

Fig. 15 shows a constant voltage generation—device, device according to a seventh preferred embodiment of the invention. In this embodiment, the same or corresponding components to those in the devices shown in Figs. 1, 5, 8, 9, 10, 12 and 14 are represented by the same symbols. In addition, detailed—description\_descriptions of the same components are not repeated here in this embodiment to avoid redundant description. The constant voltage generation device of this embodiment includes a reference voltage generator A1, a differential amplifier A2, a negative feedback circuit A3, an output circuit A4, a low-pass filter A5 and a capacitor C3.

The reference voltage generator A1 generates a predetermined reference voltage V<sub>ref</sub> and supplies it to a sixth node N<sub>ref</sub>. The differential amplifier A2 detects the difference between the reference voltage V<sub>ref</sub> and a feedback voltage V3 from the negative feedback circuit A3, and amplifies the difference to generate an output signal (control signal) V2. The negative feedback circuit A3 divides an output voltage V<sub>out</sub> of the output circuit A4 and supplies the divided voltage to an input terminal of the differential amplifier A2. The output circuit A4 generates the output voltage V<sub>out</sub> in response to the control signal V2 at a node N2, supplied from the differential amplifier A2. The output voltage V<sub>out</sub> is supplied to an output node N<sub>out</sub>.

It can be understood that the seventh preferred embodiment, shown in Fig. 15, includes the feature combining combined features of the first preferred embodiment and the fifth preferred embodiment shown in Figs. 5 and 11.

According to the seventh preferred embodiment, the low-pass filter A5 is provided between the reference voltage generator A1 and the differential amplifier A2, so that voltage variations due to the short wave noises—is\_are not transferred to an input terminal of the differential amplifier A2. In addition, even though short wave noises are added to the reference voltage  $V_{ref}$ , variations of the reference voltage  $V_{ref}$  due to short wave noises—is\_are transferred to the third node N3 in the common mode, because the capacitor C3 is provided between the fifth node N5 and the third node N3. As a result, the voltage V2 at the second node N2 changes in—synchronizing\_synchronization with the variations of the reference voltage  $V_{ref}$ . Consequently, oscillation and voltage variations of the output voltage  $V_{out}$  at the output node  $N_{out}$  can be effectively avoided, so that the output voltage  $V_{out}$  at the output node  $N_{out}$  can be maintained being constant.

on a i

It will be understood that the above description of the present invention is susceptible to various modifications, changes and adaptations, and the same are intended to be comprehended with the meaning and range of equivalents of the appended claims.

For example, in the above described first, third, fourth and seventh preferred embodiments, shown in Figs. 5, 9, 10 and 15, the low-pass filter A5 and A6 can be modified to be as shown in Figs. 16 and 17. The low-pass filter, shown in Fig.-16\_16, is composed only of the capacitor C2, while the low-pass filter, shown in Fig. 17, is composed only of the resistor R4. Further, as shown in Fig. 18, the capacitor C2 and the resistor

R4 can be of variable type to provide better control of the output voltage  $V_{\text{out}}$ . In the fifth and seventh preferred embodiments, shown in Figs. 11 and 15, the capacitor C3 can be of variable type to provide better control of the output voltage  $V_{\text{out}}$ .

In each embodiment, the output voltage V<sub>out</sub> at the output node N<sub>out</sub> is divided to generate the voltage V<sub>3-n\_in</sub> the negative feedback circuit A<sub>3.</sub>, however, However, the output voltage V<sub>out</sub> at the output node N<sub>out</sub> can be directly applied to the differential amplifier A<sub>2</sub>. The transistors used in each embodiment can be opposite type between P-channel and N-channel. The transistors used in each embodiment-is are not limited by MOS type, but can be other types, such as bipolar type.

# ABSTRACT OF THE DISCLOSURE

In a method for generating order to generate a constant voltage, a reference voltage is generated. Short wave noises are cut off from the reference voltage. A control signal is generated based on the reference voltage and an output voltage. The output voltage is controlled in response to the control signal to provide a constant output voltage.